Base-band sampling of radio signals suffers from fundamental shortcomings such as difficult DC offset cancellation and operation within 1/f noise range. These drawbacks, particularly troublesome in CMOS, may be eliminated by intermediate frequency (IF) (sub)-sampling, as shown in Figure 24 .5.1a [1] . In the frequency plan of Figure 24 .5.1 b the received channel sits at an odd multiple of one forth of the sampling frequency fs, suitable for Σ∆ band-pass A/D conversion. Most aliasing frequencies are not harmful and only the in-channel aliasing bands in Figure 24 .5.1b must be removed. However, conventional IF sampling uses heavy filtering to eliminate all aliasing bands. For example, in GSM two IF SAW devices are necessary [2] . In addition, good front-end image rejection and low-noise IF sampling are mutually exclusive.
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This circuit includes a high IF stage for easy front-end design and a low IF stage for low-noise sampling and uses a high IF filter with reduced stop-band rejection. It has all the advantages of super-heterodyne receivers, avoiding the shortcomings of directconversion or low-IF architectures.
Figure 24.5.2 illustrates the principle [3] . This circuit contains two sampling paths through which the input signal X is delayed by different frequency-dependent quantities and then subtracted to generate the output Y*. The lower path introduces constant ±π/2 phase shifts while the other path introduces piecewise linear phase shifts, as shown in Figure 24 .5.2b. At frequencies (kf S +f S /4), k=0,1,2,… the two signals X 1 * and X 2 * subtract to zero, creating a band-reject notch response in the neighboring frequencies, and at frequencies (kf S -f S /4), k=1,2,… they add to double magnitude. Therefore, this scheme is equivalent to a cascade of a comb filter with transfer function H(ω) as in Figure 24 .5.2c and a conventional sampler. The even-order in-channel aliasing frequencies are naturally rejected.
This sampling method renders an anti-aliasing discrete-time filter, which relaxes the specifications of the IF filter. . Naturally, this assumes that the channel bandwidth is small enough compared to the f s to be effectively covered by the notches. For example, in GSM 47dB attenuation is theoretically possible over 150kHz channel bandwidth, assuming f s =52MHz and perfect component matching. For 1% magnitude and 2
O phase matching errors, 35dB attenuation still eliminates a second SAW filter.
Application of the technique seems limited by wide band phase shifting and large under-sampling ratio requirements. However, a practical solution is possible using I/Q mixers instead of phase shifters, as in Figure 24 .5.3a. Figure 24 .5.3b gives a GSM frequency plan with 377MHz first IF, 39MHz second IF, and 52MHz fs. The high first IF value allows easy front-end design. I/Q mixing with a 416MHz LO downconverts the signal to 39MHz where it is subsampled and processed as described previously. An anti-aliasing comb filter response is realized as before. Furthermore, the circuit automatically rejects the 455MHz channel images with respect to LO, already attenuated by the IF filter. A single 832MHz oscillator is necessary to generate the I/Q mixing and sampling signals through frequency division. The low-pass filters (LPF) in Figure  24 .5.3a reject the high side mixing products. Figure 24 .5.3b shows that the limitations of this technique are similar to those of baseband sampling. Due to a small sub-sampling ratio, little extra noise is introduced through folding and a large sampling capacitor can be used for low thermal noise. In fact, the architecture in Figure  24 .5.3a is almost identical to that of conventional single-IF receivers with base-band sampling without the need of DC offset compensation and without 1/f noise problems. A band-pass ADC is equivalent to having two low-pass ADCs.
A CMOS test chip verifies performance of the technique. The chip includes all blocks within the dashed rectangle of Figure  24 .5.3a and meets GSM receiver specifications, including realistic assumptions about front-end, IF filter, and ADC performance. The most challenging circuits are the mixer and the LPF, shown in Figure 24 .5.4a. A critical component of the IF signal, pushing the mixer linearity requirements, is the in-band blocker at 26MHz offset frequency from the desired channel. This blocker is actually rejected by the IF filter and the sampler notch, but its third-order harmonic after down-conversion falls on the wanted signal at 39MHz. Designing the mixer with +10dBm IIP3 lowers this effect to inconsequential levels. The same blocker appears in the high-side mixing product at 819MHz, where no notch exists. In-channel aliasing is prevented by the three-pole LPF, realized by one real pole at the mixer output followed by a Sallen-Key section using source followers and capacitors. AC coupling between the mixer and the filter removes DC offsets and 1/f noise.
LO and sampling signals are generated from a single 832MHz source. The delay and the adder are fully-differential switchedcapacitor (SC) circuits, shown in Figure 24 .5.4b, using 300fF capacitors. The single-stage folded-cascode op-amps have 66dB gain, over 460MHz gain-bandwidth product.
The CMOS chip, shown in Figure 24 .5.5, is fabricated in a singlepoly 0.25µm technology. The magnitudes of the simulated and measured output signals are given in Figure 24 .5.6 versus inputsignal frequency. The in-channel worst-case aliasing rejection is 27dB, limited by mixer matching errors, and the overall IIP3 is +9.0dBm (Figure 24 .5.7). A 70dB dynamic range is calculated for the 150kHz GSM channel, based on measured -121dBm/Hz input-referred noise. Actual GSM signals, in the presence of various blockers, are applied to check feasibility of this architecture. All GSM receiver tests passed successfully, assuming use of allowed exceptions and standard CMOS front-end, IF filter/AGC, and base-band performance. The only external components assumed are a SAW device and a few inexpensive RLC passives. The bias currents from a 2.5V supply are 5mA for the phase splitter and the mixers, 2.5mA for the SC circuits, 1mA for the dividers, and 8mA for the LPFs. Replacing these active LPFs with passive ones could save the latter current.
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